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Abstract
After the LHC luminosity upgrade the number of readout
channels in the ATLAS Inner Detector will be increased by one
order of magnitude and delivering the power to the front-end
electronics as well as cooling will become a critical system is-
sue. Therefore a new solution for powering the readout elec-
tronics has to be worked out. Two main approaches for the
power distribution are under development, the serial powering
of a chain of modules and the parallel powering with a DC-
DC conversion stage on the detector. In both cases switched-
capacitor converters in the CMOS front-end chips will be used.
In the paper we present the design study of a step-up charge
pump and a step-down converter. In optimized designs power
efficiency of 85 % for the step-up converter and 92 % for the
step-down converter has been achieved.
I. INTRODUCTION
The present design of Upgraded Atlas Inner Detector as-
sumes about 10 times higher number of silicon strips compared
to the present Semiconductor Tracker. Although the power con-
sumption per channel is expected to be reduced significantly, the
supply current will be reduced to a lesser degree and delivering
power to the front-end chips is a big challenge. Two main ap-
proaches for power distribution are under development; the se-
rial powering of a chain of modules and independent powering
of modules from DC-DC converters located on the module. In
either case switched-capacitor converters in the front-end chips
will be used.
In the serial powering scheme, the 1.2 V clean supply volt-
age for the analog part of the front-end chip must be produced
from 0.9 V digital power supply obtained from a shunt regula-
tors. Therefore a linear voltage regulator must follow the step-
up converter. Since the current consumed by the analogue part
is constant and has moderate value (max. 30 mA), the optimiza-
tion of the converter is focused on minimization of the output
ripple. In this case, the output impedance and power efficiency
is not of primary importance.
In the second possible scheme the digital part of the front-
end electronics will be supplied directly from the on-chip DC-
DC step-down converter providing 0.9 V. Due to high variations
of the digital current consumption during chip operation and
keeping in mind that the digital current is the substantial part
of the global current in the chip, the main parameters to be op-
timized are the power efficiency and the output impedance.
II. REALIZATION
A. Step-up DC-DC converter
1) Architecture and principle of the voltage pump
The developed step-up DC-DC converter is based on the
concept of the voltage doubler proposed by P. Farvat et. al [1]
and Y. Moisiadis et. al [2]. It consists of four building block:
a non-overlapping clock generator, buffers, level shifters and a
voltage doubler.
The core of the circuit is the voltage doubler, shown in Fig. 1.
It consists of two cross-coupled, low Vt NMOS transistors (M1
and M2), four PMOS transistors with thick gate oxide work-
ing as serial switches (M3-M6), three external SMD capacitors
(CPUMPX and CHOLD) and one small capacitance integrated on
the chip (CPOL). For the simulation purposes a load resistance
(RLOAD) of 60 
 was added at the output of the converter. An
equivalent series resistance of SMD capacitors of 50 m
 was
taken into consideration as well. The 470 nF value of the exter-
nal capacitors CPUMPX and CHOLD has been chosen making a
compromise between the capacitance value and the size (0603).
Except the level shifters which are working with 1.6 V out-
put voltage the rest of the circuit is supplied with 0.9 V. The
nominal output current for the charge pump is specified to be
around 25 mA. The output voltage obtained for this current is
1.6 V. The calculated power efficiency is in the range of 84 %
for an optimized clock frequency of 500 kHz.
Figure 1: Schematic diagram of the voltage doubler.
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Although the power efficiency is not of primary importance,
the circuit has been optimized in order to obtain the highest pos-
sible efficiency for its nominal output current. Special attention
was paid to optimize the W/L ratio of serial PMOS (M3 and
M4) switches which can have high impact on the resistive losses
in the converter. In order to decrease the RON of the switches
their length was set to minimum value available in IBM 0.13 m
technology, which is 240 nm for thick gate oxide PMOS transis-
tor (120 nm for low Vt NMOS transistor with thin oxide). The
width of the switches was optimized using Spectre simulations.
For further improvement of the power efficiency an auxil-
iary charge pump was added to the main voltage doubler. This
charge pump consists of two PMOS transistors M5 and M6
and integrated capacitance CPOL. It shares two external ca-
pacitances (CPUMPX) with the main voltage doubler as well.
Transistors M5 and M6 help to eliminate the effects of verti-
cal bipolar parasitic structures by binding n-wells of main se-
rial switches (M3 and M4) to the high potential. The auxiliary
charge pump works without the resistive load which results in
its high power efficiency.
The principle of voltage pumping is the following. When
CLK signal is in high state (CLK is in low state, respectively)
transistor M1 is turned off and M2 is turned on. At the same
time M3 is turned off and M4 is turned on. Thus the top plate
of the capacitor CPUMP2 is charged to the supply voltage VIN.
In the same time capacitors CPUMP1 and CHOLD are connected
in parallel. During the second phase (CLK - low and CLK -
high) the bottom plate of CPUMP2 remains at VIN while on the
CPUMP2 there is still charge equal to VINCPUMP from the pre-
vious phase. This charge is then transferred to the output capac-
itance (CHOLD).
2) Level shifting
Because of poor driving capability of used big PMOS serial
switches (M3 and M4) two level shifters are needed. Fig. 2.
shows the schematic of such a level shifter which requires two
voltage supply domains: input voltage supply (0.9 V) and output
supply (1.6 V) taken from the output of the charge pump. This
architecture was proposed by J. Rocha et. Al [3] and Q. A. Khan
[4]. The circuit shifts the high state of CLKIN fromVIN (0.9 V)
to VOUT (1.6 V). Each level shifter consists of eight transistors.
All of them, apart from two transistors used in the inverter, are
MOS transistors with thicker gate oxide. PMOS transistors M7
and M9 are added to increase the speed of the circuit. In or-
der to reduce current injection to the bulk, triple-well NMOS
transistors are used.
Figure 2: Schematic diagram of the level shifter.
3) Non-overlapping clock generator and buffers.
The clock generator shown in Fig. 3. is a modification of
the circuit proposed by L. Pylarinos [5]. In order to obtain bet-
ter power efficiency it is very important to ensure that the driv-
ing clock signals do not overlap. It is possible by using cur-
rent starved inverters with a current limitation set in this case to
120 A. Schmitt inverters were also used. Capacitors shown
in Fig. 3. are integrated. Their capacitance is as high as 1 pF
which is sufficient to separate clock signals.
The clock signals are additionally buffered to drive effi-
ciently large switching transistors. Each buffer consists of a
chain of seven scaled inverters. In last five inverters triple-well
NMOS transistors were used.
Figure 3: Schematic diagram of the non-overlapping clock generator.
B. Step-down DC-DC converter
1) Architecture and principle of operation
The core of the DC-DC step-down converter [6], [7], [8] is
shown in Fig. 4. It is built of four stacked transistors (one PMOS
and three NMOS) and three external SMD capacitors with low
ESR. The whole circuit is supplied with 2.0 V. The nominal out-
put current is specified to be around 60 mA. The output voltage
obtained for this current is in the range of 920 mV. The power
efficiency obtained for the nominal current is up to 92 %, but
the converter can operate at 100 mA with high power efficiency,
even up to 87 %. All CMOS devices used in the design are tran-
sistors with thicker gate oxide (5.2 nm) allowing the maximum
supply voltage of 2.5 V.
Figure 4: Schematic diagram of the switched capacitor DC-DC step-
down converter.
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The optimization of the power efficiency of the converter
was performed in the following steps. First, the W/L ratio of
all switches was optimized. The main goal was to reduce the
resistance of the switches by using the minimum length of the
transistor channel allowed in the IBM 0.13 m technology. For
MOS transistors working with supply voltage up to 2.7 V the
minimum length is 240 nm. In order to reduce the bulk effect
and to obtain better power efficiency, triple-well NMOS transis-
tors were used. This solution also allowed us to reduce transistor
dimensions. Transistors used in the design are relatively big. In
case of M1 the W/L ratio is 8000m/0.24m, 4000m/0.24m
for M2, M3 and 2000m/0.24m for M4.
The principle of circuit operation is the following [9]. When
CLK is high (CLK is low) transistors M1, M3 are turned off
and M2, M4 are turned on. Load current charges the output ca-
pacitor C1. Simultaneously it discharges parallel capacitors C2
and CX. In the second phase, when CLK is low (CLK is high)
switches M1, M3 are off and M2, M4 are on. The top capac-
itor C1 is connected in parallel with flying capacitors CX. It
means that load current charges C1 and CX while discharging
the bottom capacitance C2.
2) Level shifting, buffers and clock generator
Due to the better driving capability of switches, working
with lower output voltage, there is no need to use additional
level shifters.
Chains of scaled inverters were used as buffers in this design
as well. Each buffer consists of four inverters. Similarly to the
step-up DC-DC charge pump design triple-well NMOS transis-
tors are used in the inverters. This causes the significant reduc-
tion of the current injected into the bulk. The W/L ratio of the
PMOS transistor used in the last inverter is 400m/0.24m, be-
cause there is no need for driving large external SMD capacitors
but only the internal gate capacitance of the CMOS switches.
A very simple clock generator proposed by L. Pylarinos [3]
is used in the design.
III. SIMULATION RESULTS
A. Step-up charge pump.
The performance of the charge pump was simulated and
some of the results are shown in Fig. 5. For the input voltage
(dotted line) ramped from 0 V up to 0.9 V within 50 s the out-
put voltage (solid line) reaches its nominal value of 1.6 V after
70 s. In Fig. 5(b) output voltage ripple is shown. The output
ripple is less than 15 mV p-p, which is acceptable assuming that
a linear regulator will follow the charge pump.
The simulations were performed for several clock frequen-
cies. The results are shown in Fig. 6. The efficiency is relatively
flat for clock frequencies from 150 kHz to 500 kHz, however
for lower frequencies the output voltage ripple is higher. At
500 kHz we have still satisfactory efficiency of 85 % and the
ripple is below 15 mV p-p.
Power efficiency is strongly dependent on the output current.
This dependence is shown in Fig. 7(a). As it was mentioned be-
fore the circuit was optimized to obtain good power efficiency
for the nominal output current of 25 mA. For currents higher
than 25 mA the power efficiency decreases rapidly due to losses
on the resistance of serial PMOS switches M5 and M6 (Fig. 1).
The plot shown in Fig. 7(b) indicates a strong dependence of
the output voltage on the output current. From this chart one
can easily calculate the output impedance of the designed step-

















































Voltage Ripples vs. Time
Output voltage
Output voltage after parasitic extraction


























Power Efficiency vs. Clock Frequency



















































Output Voltage vs. Output Current
Figure 7: Power efficiency versus output current and output voltage
versus output current.
The corner analysis for designed step-up charge pump was
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also performed. The results are shown in Fig. 8. For the typical
transistor models the power efficiency measured from Spectre
simulation was as high as 86 %. For 3  fast device character-
istics the power efficiency reaches 87 % with an output voltage
of 1.65 V. On the other hand, for 3  slow device characteristics
the power efficiency is still high, 84 %. These results have been
obtained by proper optimization of the level shifters, which give





















































Power Efficiency vs. Corner
Figure 8: Results from the corner analysis of the voltage doubler (FF –
fast-fast, FFS – fast-fast functional, FS – fast-slow, SF – slow-fast, SSF
– slow-slow functional).
B. Step-down DC-DC converter.
The simulation results of transient analysis for the step-down
converter are shown in Fig. 9. Input voltage (dotted line) reaches
its nominal voltage of 2.0 V after 5 s. After about 7 s, the
output voltage (solid line) reaches 0.92 V. The output voltage
ripples (shown in Fig. 9(b)) are below 10 mV p-p. The power
efficiency calculated from Spectre simulations (for nominal out-













































Voltage Ripple vs. Time
Output voltage
Output voltage after parasitic extraction
Figure 9: Simulation of step-down response for voltage divider.
The power efficiency is strongly dependent on the output
current (Fig. 10). The output impedance calculated from this
























































Output Voltage vs. Output Current
Figure 10: Power efficiency versus output current and output voltage
versus output current.
The corner analysis for step-down converter was performed
as well. Results obtained from simulations are shown in Fig. 11.
The output voltage for the typical parameters is 0.92 V. Even
for the 3  slow device parameters, the output voltage is above
0.9 V. For typical device models the power efficiency is 92 %




















































Power Efficiency vs. Corner
Figure 11: Results from the corner analysis of the voltage divider (FF
– fast-fast, FFS – fast-fast functional, FS – fast-slow, SF – slow-fast,
SSF – slow-slow functional).
IV. CONCLUSIONS
We have elaborated the designs of the DC-DC step-up
and step-down converters, which are fully compatible with the
130 nm CMOS technology. A solution has been worked out for
the DC-DC step-up charge pump to overcome limitations due to
low input voltage. The charge pump uses 3 external capacitors
of 470 nF each. The nominal output current is 25 mA and out-
put voltage is 1.6 V. The power efficiency obtained from Spectre
simulations is up to 85 % at 500 kHz clock and output ripples
below 15 mV p-p
The switched capacitor step-down DC-DC converter is
based on the classical structure and uses also 3 external capaci-
tors of 470 nF each. The design has been optimised for switch-
ing frequency of 1 MHz. The power efficiency for the nominal
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output current of 60 mA and output voltage of 0.92 V is up to
92 %.
In both cases the corner and Monte Carlo simulations were
performed. Also layouts of both circuits have been prepared.
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